What Is Claimed Is:

1. A method of forming a polysilicon thin film transistor, comprising:

depositing an amorphous silicon layer over a substrate;

crystallizing the amorphous silicon layer into a polycrystalline silicon layer;

patterning the polycrystalline silicon layer to form a polysilicon active layer for a thin film transistor;

depositing silicon oxide over the polysilicon active layer to form a gate insulation layer under a vacuum condition;

applying heat to anneal the gate insulation layer under a vacuum condition; and

forming a gate electrode on the annealed gate insulation layer.

2. The method of claim 1, wherein there is no vacuum break between depositing silicon oxide to form gate insulation layer and applying heat to anneal the gate insulation layer.

3. The method of claim 1, wherein applying the heat to anneal the gate insulation layer is performed at a temperature ranging from 400 to 600 degrees Celsius.

4. The method of claim 1, wherein the vacuum condition for applying the heat to annealing the gate insulation layer is a pressure ranging from 50 to 5000 mTorr.

5. The method of claim 1, wherein depositing silicon oxide includes using a plasma enhanced chemical vapor deposition (PEVCD) method.

6. The method of claim 1, wherein crystallizing the amorphous silicon layer includes applying heat to the amorphous silicon layer using an excimer laser.

7. The method of claim 1, wherein applying heat occurs in the atmosphere of a vacuum chamber including at least one of N_2, H_2, O_2, N_2O and NO.

8. The method of claim 1, wherein the difference of flat band voltage (ΔV_{fb}) between initial flat band voltage [V_{fb}(initial)] and flat band voltage after Fowler-Nordheim stress [V_{fb}(FNS)] is less than 0.5 V after applying the heat to anneal the gate insulation layer.

9. The method of claim 1, wherein the temperature of annealing the gate insulation layer is higher than the temperature of depositing the silicon oxide.

10. The method of claim 1, wherein there is vacuum break between depositing the silicon oxide to form the gate insulation layer and applying the heat to anneal the gate insulation layer.

11. A method of forming a polysilicon thin film transistor, comprising:

forming a buffer layer over a substrate;

depositing an amorphous silicon layer over the buffer layer;

crystallizing the amorphous silicon layer into a polycrystalline silicon layer;

patterning the polycrystalline silicon layer to form a polysilicon active layer;

depositing silicon oxide over the polysilicon active layer to form a gate insulation layer under a vacuum condition;

applying heat to anneal the gate insulation layer under a vacuum condition;

forming a gate electrode on the annealed gate insulation layer;

applying dopants to the polysilicon active layer to form source and drain regions;

forming an interlayer insulator to cover the gate electrode, the gate insulation layer and the source and drain regions;

forming source and drain contact holes in the interlayer insulator to expose portions of the source region and the drain region, respectively; and

forming source and drain electrodes.

12. The method of claim 11, wherein there is no vacuum break between depositing silicon oxide to form gate insulation layer and applying heat to anneal the gate insulation layer.

13. The method of claim 11, wherein applying the heat to anneal the gate insulation layer is performed at a temperature ranging from 400 to 600 degrees Celsius.

14. The method of claim 11, wherein the vacuum condition for applying the heat to annealing the gate insulation layer is a pressure ranging from 50 to 5000 mTorr.

15. The method of claim 11, wherein depositing silicon oxide includes using a plasma enhanced chemical vapor deposition (PEVCD) method.

16. The method of claim 11, wherein crystallizing the amorphous silicon layer includes applying heat to the amorphous silicon layer using an excimer laser.

17. The method of claim 11, wherein the buffer layer includes at least one of silicon oxide (SiO_x) and silicon nitride (SiN_x).

18. The method of claim 11, wherein applying dopants includes applying p-type ions.

19. The method of claim 18, wherein the p-type ions are boron ions.

20. The method of claim 11, wherein applying dopants includes applying n-type ions.

21. The method of claim 20, wherein the n-type ions are phosphorous ions.

22. The method of claim 11, wherein applying heat occurs in the atmosphere of a vacuum chamber including at least one of N_2, H_2, O_2, N_2O and NO.

23. The method of claim 11, wherein the difference of flat band voltage (ΔV_{fb}) between initial flat band voltage [V_{fb}(initial)] and flat band voltage after Fowler-Nordheim stress [V_{fb}(FNS)] is less than 0.5 V after applying the heat to anneal the gate insulation layer.

24. The method of claim 11, wherein the temperature of annealing the gate insulation layer is higher than the temperature of depositing the silicon oxide.

25. The method of claim 11, wherein there is vacuum break between depositing the silicon oxide to form the gate insulation layer and applying the heat to anneal the gate insulation layer.